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rate to within one node (decade) in 53% of the faults, with 100% 
accuracy for only 33% of the faults. However, for some transistors 
both resistance and location were plotted to high accuracy. The 
relative inaccuracy for the resistance values is due to the following: 
(i) relatively large differences in resistance sometimes result in neg- 
ligible changes in supply current 
(ii) increasing resistance sometimes results in non-monotonic 
changes in supply current 
(iii) two or more of the Euclidean distances may be comparable 
resulting in identification of the wrong winner during testing. 
The proposed method is shown in Fig. 2. 
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Interpolated supervised forced organisation map, ISFOM: Inspec- 
tion of the weights of the intermediate nodes of the SFOM 
showed them to be intermediate in value between those of the 
trained nodes. It was therefore possible to replace the relatively 
lengthy procedure of training all the output nodes by interpolating 
the known weights of the training nodes to obtain the weights of 
the intermediate nodes. This considerably speeded up the training 
of the map. The results for the resistance values obtained were the 
same as for the SFOM but the location values were a little less 
accurate at 89% accuracy for 82% of the faults. 
Conclusions: 
(i) 100% accurate faulty transistor diagnosis in a CMOS opamp 
with gate oxide shorts is possible by pattern recognition of the 
supply current response to a ramp input signal in a two-stage 
process using first multilayer perceptrons and secondly a Kohonen 
unsupervised self-organising map. 
(ii) Given suitable data, a supervised forced organisation map 
(SFOM) can be developed in which two parameters may be plot- 
ted against each other in the output map. 
(iii) Extension of an SFOM to an interpolated SFOM (ISFOM) is 
possible in which training is avoided by calculating the weights of 
the intermediate nodes. 
(iv) It is possible to use the output map of an SFOM or ISFOM 
to plot fault location against fault resistance to identify gate oxide 
shorts in MOSFETs in a CMOS opamp by recognising the supply 
current responses to ramp test stimuli. 
(v) The fault locations may be determined more accurately than 
their resistances, e.g. 89% accuracy and one decade accuracy, 
respectively. In some transistors, however, both may be measured 
to high accuracy. 
(vi) SFOMs require an order-of-magnitude less training time than 
Kohonen maps, while ISFOMs require no training and may be 
even more quickly developed. 
0 IEE 1994 
Electronics Letters Online No; 19941281 
P. Collins, S. Yu and B. W. Jervis (School of Engineering Information 
Technology, Sheffield Hallam University, City Campus, Pond Street, 
Sheffield SI I WB, United Kingdom) 
K. R. Eckersall, I. M. Bell and G.  E. Taylor (VLSI Design & Test 
Group. School of Engineering and Computing, University of Hull. 
Cottingham Road, Hull HU6 7RX. United Kingdom) 
References 
1 YU, s., JERVIS, B.w., ECKERSALL. K.R., BELL, I.M.,  HALL.A.G., and 
TAYLOR, G.E.: ‘Neural network approach to fault diagnosis in 
CMOS opamps with gate oxide short faults’, Electron. Lett., 1994, 
30, (9), pp. 695-696 
2 KOHONEN, T.: ‘The self-organising map’, Proc. IEEE, 1990, 78, (9), 
pp. 14W1480 
14 September 1994 
CMOS optical-sensor array with high output 
current levels and automatic signal-range 
centring 
S. Espejo, R. Dominguez-Castro, R. Carmona and 
A. Rodriguez-Vizquez 
Indexing terms: CMOS integrated circuits, Photodetectors. Image 
sensors 
A CMOS compatible photosensor with high output current levels, 
and an area-efficient scheme for automatic signal-range centring 
according to illumination conditions are presented. The high 
output current levels allow the use of these devices in continuous- 
time asynchronous imagers, as well as in high-sampling-frequency 
applications. 
Introduction: Light transduction is required for electronic image- 
recording and monitoring [I]. It is also a basic feature for the 
emerging class of highly-parallel image-processing electronic sys- 
tems, with potential application in artificial neuro-vision, pattern 
recognition, alert and control, etc. [2, 31. For these latter applica- 
tions, CMOS imagers enable the realisation of parallel-processing 
vision chips in the standard and cheapest VLSI technologies. 
Conventional CMOS imagers use reverse-biased diodes as light- 
controlled current sources to discharge previously charged capaci- 
tors during a prescribed time interval [l]. This Letter proposes the 
use of two or more vertical BJTs in a Darlington configuration as 
photoactive devices. These photosensors, which seem to be espe- 
cially adequate for binary images, exhibit a large output-current to 
device-area ratio, allowing their use in continuous-time applica- 
tions. 
Typical imagers consist of a two-dimensional sensor array, 
which encodes the input image into a matrix of electrical values 
(pixels). For any given scene, the average pixel value is a strong 
function of the environment luminosity. For this reason, mechani- 
cal and/or electrical adaptation are required to adjust the sensitiv- 
ity of the imager. This Letter proposes a real-time collective 
computation circuit to represent the image by the deviation of the 
individual pixels with respect to their mean value. The proposed 
photosensors and signal-centring circuitry have been tested on a 
1 5 p  n-well CMOS process. 
Darlington photosensor: Fig. la illustrates a cross-section of a 
CMOS photodiode. The reverse current I, in the diode is approxi- 
mately given by [4] 
where n is a proportionality factor, A ,  is the well region area, and 
L is the light intensity. Referring to the technology used and nor- 
mal laboratory illumination, the product aL is 4 .5pA/p2.  
Clearly, unless large devices are used, the resulting current levels 
are too low to be direclly used as input to typical processing cir- 
cuits. 
A well-known alternative [5] is the use of a vertical BJT, as 
I J  = aAwL (1) 
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shown in Fig. Ib. The reverse-bias current of the well-substrate 
(base-collector) junction constitutes a base current, which is ampli- 
fied at the emitter by the usual relationship in the active-forward 
region 
IT = ( 3 ~  + 1)Ij = ( / 3 ~  + 1)c~AwL ( 2 )  
The measured value of pF is 39, giving a photocurrent to well- 
area ratio of 180pAipm2. Current levels are still too low for direct 
use in most practical cases. Further amplification can be achieved 
by using two (or more) vertical BJTs in a Darlington configura- 
tion, as shown in Fig. I C .  The resulting current is given by 
I D  = ( d ~  + 1 ) ’ ~ A w s L  + ( P F  + ~ ) Q A w A L  (3) 
where subscripts S and A refer to transistors Qs and QA in Fig. I C ,  
respectively. Maximum area efficiency is obtained using amplify- 
ing transistors (QJ with minimum geometries, and designing the 
well region of the sensing transistor (QJ to achieve the required 
sensitivity. Neglecting the second term in eqn. 3. and approximat- 
ing the photosensor area by A,, the photocurrent to area ratio of 
the device is 7nA/pm2, which is sufficiently high for typical appli- 
cations. 
N 
2=1 
Every transistor Mn2(i) forms a current mirror with MN,,  the cur- 
rent-gain being U N .  Thus, 
Finally, it is clear from Fig. 2 that 
I ; ( Z )  = I , ( z )  - Inn,,,(%) = I , ( z )  - 7, VZ ( 6 )  
which is the required transformation. Note that, if required, the 
average photocurrent value can be recovered from the voltage 
level at node VrH,  for instance using a current mirror. Hence, the 
transformation represents no loss of information. 
A small-signal analysis of the finite-impedance effect at node 
VT,, results in 
where g ,  is the small-signal transconductance of transistors 
Mnl(i) ,  and gX&the average output conductance of Mp2(i ) .  
Typically, g ,  > gdsp and hence, eqn. S is a good approximation 
of eqn. 7 ,  as expected. The important issue is that the finite- 
impedance error reflected in eqn. 7 is invariant with the number of 
sensors in the array, because both the equivalent g, and g,, are 
multiplied by N .  
a 
Fig. 1 CMOS compatible photosensors 
a Diode 
b Vertical BIT 
c Two vertical BJTs in Darlington configuration 
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Fig. 2 Signal-range centring circuitry used at each sensor location 
Signal-range centring: The circuit in Fig. 2 modifies the image rep- 
resentation replacing the current at each sensor by its deviation 
with respect to their instantaneous mean value. This circuitry must 
be replicated at every sensor location, and node Vr,, must be com- 
mon to every sensor. Then, at each individual sensor i, the photo- 
generated current Z,(i) is replicated twice by means of the double- 
output current mirror composed of transistors M J i ) ,  Mp2(i),  and 
Mp,( i ) .  The number of sensors in the array is denoted by N .  
Because node VTH is common to every sensor in the array, the 
individual transistors Mn,( i )  are all (i = 1, ..., N) connected in par- 
allel, and hence constitute a single spatially-distributed transistor, 
which we denote M N I .  The equivalent aspect ratio WIL of this 
transistor is clearly N times larger than that of any Mnl( i )  or 
M m 2 ( i ) .  Because node VrH is a global node, the individual currents 
I,(i) flowing through transistors Mp2( i )  are added at node V,,, 
and the sum flows through the distributed transistor M N l :  
1848 
Fig. 3 Measured I- V response of Darlington photosensor 
a Constant illumination 
b Illumination reduction during voltage sweep 
Horizontal scale: OSVidivision 
Vertical scale: 3Wldivision 
Experiment: The Darlington photosensor and the image-centring 
circuitry have been tested using several prototypes manufactured 
using ISpm n-well CMOS digital technology. 
Fig. 3a shows the measured I-V characteristic of a Darlington 
photosensor with A ,  = 3600pm*, under constant laboratory illu- 
mination; Fig. 3b shows the result obtained when light intensity is 
gradually reduced during the voltage sweep. 
The signal-range centring circuitry has been successfully used, 
together with minimum geometry Darlington photosensors ( A  ws = 
1 85pm2), in several highly-parallel image-processing chips [6]. The 
image-acquisition circuitry was evaluated under different illumina- 
tion conditions, corresponding to light-source dissipation within a 
two-decade range. 
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Low voltage BiCMOS dynamic logic gates 
H.P. Chen and Y.P. Wu 
Indexing terms: BiCMOS integrated circuits, Logic gates 
A low-supply-voltage BiCMOS logic gate is presented which can 
be used to form a pipelined system using the two-phase non- 
overlapping clocks. The new BiCMOS dynamic logic gates have 
no DC power dissipations and they have full voltage swings. It 
has been shown that the use of the described feedback technique 
provides a lower gate delay than previously reported low-voltage 
designs. 
Introduction: Performance degradation at low voltage is verified to 
be a major limiting factor for BiCMOS circuits. The reduced 
swing degrades the speed of the driven gates, especially when the 
supply voltage is scaled down. Another disadvantage of the 
reduced swing is the noise margin reduction. To overcome the 
drawback, full-swing complementary designs using complementary 
bipolar device have been recently reported [I]. However, the 
advantages of the C-BiCMOS are considerably offset by the addi- 
tional process complexity and cost for the pnp bipolar fabrication. 
In this Letter, a circuit technique using a feedback inverter to 
improve the BiCMOS logic swing and allow low voltage operation 
is proposed. This design offers an effective speed improvement 
over other existing designs, such as merged BiCMOS (M-BiC- 
MOS) [2] and quasi-complementary BiCMOS (QC-BiCMOS) 131, 
without using extra processing steps in an npn-only BiCMOS process. 
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Fig. 2 Proposed BiCMOS dynamic P-ceN 
Circuit: The full-swing operation can be realised by using a feed- 
back inverter as shown in Figs. 1 and 2. To organise to form a 
dynamic pipelined system [4], the logic gates can be divided into 
two types, the N-cell and P-cell. The operation of these two gates 
is as follows. As shown in Fig. 1, the N-cell has two operation 
phases, that is, precharge phase and evaluation phase. During the 
precharge period when the CK signal is low, MN1 is turned off, 
and the current supplied by MPl is fully used to drive Ql. The 
output node is charged quickly to a value higher than V, - VBE. 
Using the feedback inverter, the output node is pulled up to V, 
through MPe. After the precharge period when the CK signal goes 
high, MNe is turned off and the base of Ql is discharged through 
MN1. Hence, short circuit current in Ql and Q2 can be avoided 
during the next pull-down thereby reducing unnecessary power 
dissipation. The output logic value is determined by the logic cir- 
cuit block N, which is composed of nMOS transistors. Assuming a 
high-to-low transition at the output node due to the logic value, 
the output voltage decreases until it reaches VBE. MNe is turned 
on in this time. This could lead to the saturation of Q2 causing the 
output voltage to fall to V,,, close to OV. As shown in Fig. 2, the 
operation of the P-cell can be similarly explained as follows. Dur- 
ing the predischarge phase when is high, Ql  is turned off due 
to the turned on MN1 and the output node is discharged to set up 
to low level, close to 0 V. During the evaluation phase when 
is low, MN1 is turned off and the base of Q2 is discharged by 
MNe. The output logic value is determined by the logic circuit 
block P, which is composed of PMOS transistors 
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Fig. 3 Transient waveforms of the four inverters 
- - 0 - - CMOS 
_____ M-BiCMOS [I] 
.... QC-BiCMOS [2] 
- - 0 - - proposed BiCMOS (N-cell + P-cell) 
Comparisons: To compare the performance of the proposed BiC- 
MOS circuit with those of CMOS, M-BiCMOS, and QC-BiCMOS 
circuits, the series of two inverters of each BiCMOS circuit is sim- 
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